1 Department of Information Technology, Technical University of Denmark2 Department of Electrical Engineering, Technical University of Denmark3 GIGA A/S
In this work we present a hardware efficient matrix-vector multiplier architecture for artificial neural networks with digitally stored synapse strengths. We present a novel technique for manipulating bipolar inputs based on an analog two's complements method and an accurate current rectifier/sign detector. Measurements on a CMOS test chip are presented and validates the techniques. Further, we propose to use an analog extension, based on a simple capacitive storage, for enhancing weight resolution during learning. It is shown that the implementation of Hebbian learning and back-propagation learning in this system is possible using very little additional hardware compared to the recall mode system.
Analog Integrated Circuits and Signal Processing, 1996, Vol 9, Issue 1, p. 55-63