1 Department of Energy Technology, The Faculty of Engineering and Science, Aalborg University, VBN2 Power Electronic Systems, The Faculty of Engineering and Science, Aalborg University, VBN3 The Faculty of Engineering and Science, Aalborg University, VBN4 Islamic Azad University5 Ferdowsi University of Mashhad6 Islamic Azad University7 Ferdowsi University of Mashhad
Analysis, Design, and Comparison With Moving Average Filter-Based PLL
To improve the performance of phase-locked loops (PLLs) under adverse grid conditions incorporating different filtering techniques into their structures have been proposed in literature. These filtering techniques can be broadly classified into in-loop and pre-loop filtering techniques depending on their position in the PLL structure. Inspired from the concept of delayed signal cancellation (DSC), the idea of cascaded DSC (CDSC) has recently been introduced as an effective solution to improve the performance of the PLL under adverse grid conditions. However, the focus has been on the application of CDSC operator as the pre-filtering stage of PLL, and little work has been conducted on its application as the in-loop filtering stage of PLL. This paper provides a detailed analysis and design of dqCDSC-PLL (PLL with in-loop dq-frame CDSC operator). The study is started with an overview of this PLL. A systematic design method to fine tune its control parameters is then proposed. The performance of the dqCDSC-PLL under different grid scenarios is then evaluated in details. It is then shown that how using the proportional-integral derivative controller as the loop filter can improve the response time of dqCDSC-PLL. A detailed comparison between the dqCDSC-PLL and moving average filter (MAF) based PLL (MAF-PLL) is then carried out. Through a detailed mathematical analysis, it is also shown that these PLLs are equivalent under certain conditions. The suggested guidelines in this paper make designing the dqCDSC-PLL a simple and straightforward procedure. Besides, the analyses performed in this paper provide a useful insight for designers about the advantages/disadvantages of dqCDSC-PLL for their specific applications.
I E E E Transactions on Power Electronics, 2015, Vol 30, Issue 3, p. 1618-1632
Delayed signal cancellation (DSC); Phase-locked loop (PLL); Synchronization