{"controller"=>"catalog", "action"=>"show", "id"=>"232636580"}
  • EN
  • DA

Danish NationalResearch Database

  • Search Publications & Researchers
  • Open Access Indicator
  • Publications
  • Researchers
Example Finds records
water{} containing the word "water".
water supplies"{}" containing the phrase "water supplies".
author:"Doe, John"author:"{}" containing the prase "Doe, John" in the author field.
title:IEEEtitle:{} containing the word "IEEE" in the title field.
Need more help? Advanced search tutorial
  • Selected (0)
  • History

An improved design of virtual output impedance loop for droop-controlled parallel three-phase Voltage Source Inverters

    • Save to Mendeley
    • Export to BibTeX
    • Export to RIS
    • Email citation
Authors:
  • Wang, Xiongfei ;
    Close
    Orcid logo0000-0002-6327-9729
    Department of Energy Technology, The Faculty of Engineering and Science, Aalborg University
  • Blaabjerg, Frede ;
    Close
    Orcid logo0000-0001-8311-7412
    Department of Energy Technology, The Faculty of Engineering and Science, Aalborg University
  • Chen, Zhe
    Close
    Orcid logo0000-0002-2919-4481
    Department of Energy Technology, The Faculty of Engineering and Science, Aalborg University
DOI:
10.1109/ECCE.2012.6342404
Abstract:
The virtual output impedance loop is known as an effective way to enhance the load sharing stability and quality of droop-controlled parallel inverters. This paper proposes an improved design of virtual output impedance loop for parallel three-phase voltage source inverters. In the approach, a virtual output impedance loop based on the decomposition of inverter output current is developed, where the positive- and negative-sequence virtual impedances are synthesized separately. Thus, the negative-sequence circulating current among the parallel inverters can be minimized by using a large negative-sequence virtual resistance even in the case of feeding a balanced three-phase load. Furthermore, to adapt to the variety of unbalanced loads, a dynamically-tuned negative-sequence resistance loop is designed, such that a good compromise between the quality of inverter output voltage and the performance of load sharing can be obtained. Finally, laboratory test results of two parallel three-phase voltage source inverters are shown to confirm the validity of the proposed method.
ISBN:
9781467308021, 9781467308014
Type:
Conference paper
Language:
English
Published in:
Proceedings of the Ieee Energy Conversion Congress and Exposition 2012, 2012, p. 2466-2473
Main Research Area:
Science/technology
Publication Status:
Published
Review type:
Peer Review
Conference:
the Fourth IEEE Energy Conversion Congress and Exposition, ECCE 2012
Publisher:
IEEE Press
Submission year:
2012
Scientific Level:
Scientific
ID:
232636580

Full text access

  • Openaccess Aalborg University
  • Doi Get publisher edition via DOI resolver
Checking for on-site access...

On-site access

At institution

  • Aalborg university.en

Metrics

Feedback

Sitemap

  • Search
    • Statistics
    • Tutorial
    • Data
    • FAQ
    • Contact
  • Open Access
    • Overview
    • Development
    • FAQ
    • Contact
  • About
    • Institutions
    • Release History
    • Cookies and privacy policy

Copyright © 1998–2018.

Fivu en